Artificial Intelligence, connectionism, cognitive pschyology, working memory, long-term memory, 9 A8STRACT \Conttnu* on r*v*rs* if n*c*iury and id*nttty by biock numb*r) ' A runnable simulation architecture for working memory is described that provides an alternative to existing models of working memory, e.g., of Atkinson and Shiffrin (1968) and Baddeley (1986) . It is used to interpret a variety of phenomena, including multiple resources, workload, chunking, sequential output, skilled and episodic memories, and stages of skill acquisition. The architecture is based on a set of modules organized into regions which communicate with each other on an innerloop of processing. A new feature of this architecture is a proposed context-storage module that temporarily stores context information in fast changing connection weights. This enables the system to expand effective working memory beyond the traditional 7±2 items. The context storage system is able to reload modules after short-term information decays or is displaced; in addition, it provides a means of achieving stable, robust processing under conditions of high workload.
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More than 30 years ago Miller (1050) described his persecution by an integer and proposed that the span of immediate memory could be best understood with respect to the "magic number seven, plus or minus two".
In the intervening years, however, both Miller's characterization, as well as the modal model of shortterm memory (e.g., Waugh & Norman, 1005; & Atkinson & Shiffrin, 1008, 1071) have proven to be inadequate models (cf. Crowder, 1082). For example, short-term memory can be both much smaller and larger than 7 +/-2, e.g., being as small as size 2 in some digit cancelling tasks and as large as 804-digits in a span task (Chase * Ericsson, 1082). Furthermore, Baddeley and Hitch (1074) provide convincing evidence that short-term memory is much more complex and differentiated than previously supposed. In contrast to the unitary* and multiple-system theories of the late 1000s and early 1070s, they proposed the idea of a working memory system comprising separable, yet interacting subsystems. Since the publication of this classic paper, the concept of a working memory system has gained even greater support (see Baddeley, 1080).
The kinds of techniques that Baddeley and Hitch adopted required Ss to retain one or more items in short-term store while concurrently performing reasoning, language comprehension and learning tasks. According to the modal model, the concurrent memory loads should have occupied some of the 7 +/-2 slots, and thus have adversely affected Ss f performance. Although holding six items did result in some degree of decrement on reasoning, e.g., showing a 2% to 14?o increase in errors and a 4i% slowing of the response, Ss could still perform the task. In addition, they found no I effect on performance when only one or three items i were preloaded. Hatano and Osawa (1083) found a similar lack of interference in the area of abacus calculation. When abacus experts were required to briefly rehearse a list of fruit names prior to the onset of the digit stream to be calculated, they showed only a slight drop in their digit spans. These results provide strong support for the idea that multiple short-term memory stores exist and that when material is stored in non-competing buffer-like memories, working memory capacity can be much larger than 7 +/-2.
Despite the upsurge In Interest in describing shortterm memory as a working memory system, little progress has been made at Illustrating how such a system might function within the context of a working simulation model. In what follows we briefly describe one architecture from a class of architectures which moves beyond box model descriptions and embodies a working simulation model capable of accounting for a range of working memory phenomena-A more detailed description can be found In Schneider and Detweiler (1087).
A Connectionist/Control Architecture Overview
The proposed architecture offers a means for representing a class of models of working memory and workload.
It includes several different kinds of processing elements which result in mechanisms capable of achieving stable information processing of real-world There are three levels of scale at which to conceptualize and simulate the model. The first scale level, the micro-level structure, represents a neuralllke network of processing units capable of producing associative processing and attentional phenomena. contents of messages on the innerloop to the temporal context in which they occur. In short, the context storage system is able to reload modules after shortterm information has decayed or been displaced. It Is also the mechanism responsible for maintaining stable, robust processing under conditions of high workload. To Illustrate how context storage might work we have labeled one of the regions on the innerloop as context (see Figure 1) . Conuxt provides an association between the current time and what messages were transmitted by other modules of the innerloop. If a buffer is flushed by processing some Interruption, the subject can activate the previous time context and revoke the previous contents of the buffer. If multiple traces are associated to the same context, interference occurs. Note, since context has connections to many modules (see Figure 1) , it can provide a very large working memory.
Interpretations of Buffering
The connectionist/control architecture can be used to account for a number of phenomena found in the working memory and workload literatures. The first set of phenomena concern buffering. Three major experimental effects are often cited as supporting butter models, namely, recency, decay, and span effects. The recency effect Involves betur recall of the last few items from a list (see Postman & Phillips, 1905). The decay effect is the exponential dropoff In probability of recall (Brown, 1958; Peterson & Peterson, 1959) . The third phenomenon is a span effect found In digit and word span. Buffers are reflected in the connectionist/control architecture in the regional controllers and provide for the possibility of having them in multiple levels within the regional controllers as well. In order to sequentially input and output information In a buffering scheme requires techniques for clearing a module, maintaining a code within a module, and outputting a code from a module.
Working Memory Capacity
One of the misconceptions promoud by Miller's (1950) magic number seven and the modal models of shorv-urm memory, e.g., Waugh & Norman (1905) and Atkinson & Shiffrln (1908 , 1971 ) is that short-term memory capacity is UmiUd to just a few items. Recently Card. Moran. and Newell (1983) argued that system/interface designers need to be able to analyze prospective tasks and to predict human performance on those tasks. Th*y proposed a simplified human information processing model consisting of a set of goals, a set of operators, a set of methods for achieving goals, and a set of selection rules for choosing among competing methods and goals-commonly referred to as the GOMS model. Although the GOMS model is more sophisticated than variations of the modal model, e.g., replacing separate memory slots with slots that are subslots of each other, it fails to take into account the differential Impact of different memory stores* rehearsing lums early, and using context. In effect, the GOMS model offers a conservative view of working memory not well suiud for making realistic predictions about a user's shorVUrm memory capabllltes, particularly when multiple memory stores are used concurrently.
To make Informed predictions about working memory limitations it Is Important to begin to consider what ofun occurs In real-world tasks. For example, in electronic troubleshooting tasks a technician may be temporarily inurrupud while tracing a~!ault v yet within a few seconds of resuming the task continue as if it had never occurred. An air-traffic controller many also be temporarily Interrrupud yet gracefully resume the task. In general, as an operator Is taxed with an ever greaur mental load, his/her performance unds to become slower and somewhat more susceptible to errors, but there is no "red line" beyond which catastropk failure Is Inevitable. The results above are expected by, and can be accommodaud within, the present architecture. In this model we assume many different buffers exist and suggest that the actual number available at a given level of processing will depend on the nature of the modules themselves. For example, auditory modules many be organized sequentially and visual modules spatially. We assume these buffers are limited In size and that the local control region can manage only a very small number of modules. The key feature of having may different buffers segmented into different processing classes is that by using several different classes simultaneously it is possible to enlarge the effective workspace of working memory well beyond 7 + /-2. Moreover, the proposed context storage system provides an additional mechanism that can greatly increase the size of working memory storage. To appreciate the magnitude of this increase, imagine one has R regions and N modules connecting to the innerioop from each region. The context vector could then be associated to (R-l)N modules. If there are 20 regions in the Innerioop and 30 modules within each region that connect directly to the Inneratoop, then a single context vector and its association matrices could store 570 codes, i.e., one per module.
Several results suggest that
Such a system offers short-term storage capacity far exceeding 7 +/-2 Items.
Mental Workload
The architecture presented here Is well suited for investigating a number of Important phenomena associated with the study of mental workload. It Is able to simulate the performance of multiple concurrent tasks explicitly. First, as illustrated in Figure 1 , the system encompasses a variety of resources which can be variously allocated to meet demands imposed by numerous task combinations (cf. WIckens, 1080). We assume these resources are limited such that when task demands exceed resource capacity, processing will be either delayed or errors will occur. Given this view of multiple resources, the connection 1st/control architecture is consistent with views such as Wicken's (1080) that resources are differentiated by modality. These views divide, however, with respect to the nature of resource limitations. In addition to the resourcespecific competition of multiple resource theory, this architecture accentuates the fundamental role played by \ competition for the central control structure. 
Conclusion
Human working memory is both very limited (e.g., two digits in digit cancelling) and large (80 digits skilled memory), and this range is not interprctable within the modal buffer memory models (e.g., Atkinson & Shlffrin, 1968) .
The new connectionist/control architecture predicts the very limited working memory effects are the result of control processing limitations of the management of message transmission on an innerioop of processing or operating In a single region. In contrast, context storage provides a very large working memory : as long as there are few associations of a given region to • a given context.
